Analysis of a CMOS-Compatible Vertical Bipolar Transistor

نویسندگان

  • G. Schrom
  • S. Selberherr
چکیده

A vertical npn bipolar transistor (BJT) which can be manufactured in a simple pwell CMOS process without additional process steps is described. The proposed BJT uses a p-well as base and an n+ S/D doping as emitter. The collector consists of the nsubstrate and does not require an nf buried layer or a highly doped substrate. The device is especially suitable for high-voltage applications in electrically hostile environments such as automotive circuits.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Analysis and design of a new SRAM memory cell based on vertical lambda bipolar transistor

A voltage-controlled negative-differential-resistance device using a merged integrated circuit of two n-channel enhancement-mode MOSFETs and a vertical NPN bipolar transistor, called vertical Lambda-bipolar-transistor (VLBT), is presented for memory application. The new VLBT structure has been developed and its characteristics are derived by a simple circuit model and device physics. A novel si...

متن کامل

Pulsed bipolar CMOS imager

This paper will describe an active pixel CMOS-compatible imager aimed at high resolution still cameras. We will discuss pixel operation, column sense circuits, serial output, and show results from existing imagers. In this abstract, we show results from a prototype 640x480 imager with 5.9x5.9 μm2 pixels built in 0.8 μm double-poly CMOS with one additional base implant. Active Capacitor-coupled ...

متن کامل

Improved Silicon Cochlea using Compatible Lateral Bipolar Transistors

Analog electronic cochlear models need exponentially scaled filters. CMOS Compatible Lateral Bipolar Transistors (CLBTs) can create exponentially scaled currents when biased using a resistive line with a voltage difference between both ends of the line. Since these CLBTs are independent of the CMOS threshold voltage, current sources implemented with CLBTs are much better matched than current so...

متن کامل

Vertical GAA Silicon Nanowire Transistor with Impact of Temperature on Device Parameters

In this paper, we present a vertical wire NMOS device fabricated using CMOS compatible processes. The impact of temperature on various device parameters is investigated in view of usual increase in surrounding temperature with device density. Keywords—Gate-all-around, temperature dependence, silicon nanowire

متن کامل

Fully Differential Current Buffers Based on a Novel Common Mode Separation Technique

In this paper a novel common mode separation technique for implementing fully differential current buffers is introduced.  Using the proposed method two high CMRR (Common Mode Rejection Ratio) and high PSRR (Power Supply Rejection Ratio) fully differential current buffers in BIPOLAR and CMOS technologies are implemented.   Simulation results by HSPICE using 0.18μm TSMC process for CMOS based st...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007